This is the most important section for SEO and legal compliance. The ICC User Guide is copyrighted by Synopsys. Here is how to get it legitimately:

Load your synthesized Verilog netlist ( import_designs ) and read the Design Constraints file ( read_sdc ) to define timing requirements. 2. The Physical Design Flow